* Info Catalog Prev gdb: MIPS Embedded Up gdb: Embedded Processors Next gdb: PowerPC Embedded

gdb: OpenRISC 1000

 
 21.3.6 OpenRISC 1000
 --------------------
 
 The OpenRISC 1000 provides a free RISC instruction set architecture.  It
 is mainly provided as a soft-core which can run on Xilinx, Altera and
 other FPGA's.
 
    GDB for OpenRISC supports the below commands when connecting to a
 target:
 
 'target sim'
 
      Runs the builtin CPU simulator which can run very basic programs
      but does not support most hardware functions like MMU. For more
      complex use cases the user is advised to run an external target,
      and connect using 'target remote'.
 
      Example: 'target sim'
 
 'set debug or1k'
      Toggle whether to display OpenRISC-specific debugging messages from
      the OpenRISC target support subsystem.
 
 'show debug or1k'
      Show whether OpenRISC-specific debugging messages are enabled.
* Info Catalog Prev gdb: MIPS Embedded Up gdb: Embedded Processors Next gdb: PowerPC Embedded